Evaluating on-chip interconnects for low operating frequency silicon neuron arrays
Date
2011Source
Proceedings - IEEE International Symposium on Circuits and SystemsProceedings - IEEE International Symposium on Circuits and Systems
Pages
2437-2440Google Scholar check