Browsing by Subject "Memory controller"
Now showing items 1-2 of 2
-
Conference Object
Addressing the challenges of future large-scale many-core architectures
(2013)Current processor trends show an increasing number of cores and a diversity of characteristics among them. Such processors offer a large potential for achieving high performance for different applications. Nevertheless, ...
-
Conference Object
Heterogeneous- and NUMA-aware scheduling for many-core architectures
(Association for Computing Machinery, Inc, 2017)As the number of cores increases in a single chip processor, several challenges arise: wire delays, contention for out-ofchip accesses, and core heterogeneity. In order to address these issues and the applications demands, ...