Browsing by Subject "Zero-value clock gating"
Now showing items 1-1 of 1
-
Article
Exploiting data encoding and reordering for low-power streaming in systolic arrays
(Elsevier, 2023-10-03)Systolic Array (SA) architectures are well-suited for accelerating matrix multiplications through the use of a pipelined array of Processing Elements (PEs) communicating with local connections and pre-orchestrated data ...