dc.contributor.author | Agarwal, A. | en |
dc.contributor.author | Guttag, J. V. | en |
dc.contributor.author | Hadjicostis, Christoforos N. | en |
dc.contributor.author | Papaefthymiou, M. C. | en |
dc.contributor.editor | Maritsas D. | en |
dc.contributor.editor | Theodoridis S. | en |
dc.contributor.editor | Halatsis C. | en |
dc.contributor.editor | Philokyprou G. | en |
dc.creator | Agarwal, A. | en |
dc.creator | Guttag, J. V. | en |
dc.creator | Hadjicostis, Christoforos N. | en |
dc.creator | Papaefthymiou, M. C. | en |
dc.date.accessioned | 2019-04-08T07:44:33Z | |
dc.date.available | 2019-04-08T07:44:33Z | |
dc.date.issued | 1994 | |
dc.identifier.issn | 978-3-540-58184-0 | |
dc.identifier.uri | http://gnosis.library.ucy.ac.cy/handle/7/42709 | |
dc.description.abstract | The achieved performance of multiprocessors is heavily dependent on the performance of their caches. Cache performance is severely degraded when data tiles used by a program conflict in the caches. This paper explores techniques for improving multiprocessor performance by improving cache utilization. Specifically, we investigate the problem of statically assigning data tiles to memory in a way that minimizes the impact of collisions in multiprocessor caches. We define the problem precisely and present an efficient procedure for finding solutions to it. The procedure incorporates a new technique, grey coloring, that reduces the maximum number of conflicts in any cache in the system by distributing cache misses evenly among processors. © Springer-Verlag Berlin Heidelberg 1994. | en |
dc.source | Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) | en |
dc.source.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-84941859078&partnerID=40&md5=c0c91fc12fc6941d40eb7f6f45932c63 | |
dc.subject | Buffer storage | en |
dc.subject | Cache memory | en |
dc.subject | Cache miss | en |
dc.subject | Cache performance | en |
dc.subject | Cache utilization | en |
dc.subject | Finding solutions | en |
dc.subject | Memory architecture | en |
dc.subject | Multiprocessing systems | en |
dc.subject | Multiprocessor cache | en |
dc.subject | Parallel architectures | en |
dc.title | Memory assignment for multiprocessor caches through grey coloring | en |
dc.type | info:eu-repo/semantics/article | |
dc.description.volume | 817 LNCS | en |
dc.description.issue | Journal Article | en |
dc.description.startingpage | 351 | |
dc.description.endingpage | 362 | |
dc.author.faculty | Πολυτεχνική Σχολή / Faculty of Engineering | |
dc.author.department | Τμήμα Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών / Department of Electrical and Computer Engineering | |
dc.type.uhtype | Article | en |
dc.source.abbreviation | Lect. Notes Comput. Sci. | en |
dc.contributor.orcid | Hadjicostis, Christoforos N. [0000-0002-1706-708X] | |
dc.gnosis.orcid | 0000-0002-1706-708X | |