A hardware-efficient architecture for embedded real-time cascaded support vector machines classification
Date
2013Source
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSIProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Pages
341-342Google Scholar check