Show simple item record

dc.contributor.authorLee, Jungheeen
dc.contributor.authorNicopoulos, Chrysostomos A.en
dc.contributor.authorLee, Hyung Gyuen
dc.contributor.authorKim, Jongmanen
dc.creatorLee, Jungheeen
dc.creatorNicopoulos, Chrysostomos A.en
dc.creatorLee, Hyung Gyuen
dc.creatorKim, Jongmanen
dc.date.accessioned2019-04-08T07:46:56Z
dc.date.available2019-04-08T07:46:56Z
dc.date.issued2014
dc.identifier.urihttp://gnosis.library.ucy.ac.cy/handle/7/44070
dc.description.abstractThe escalating proliferation of multicore chips has accentuated the criticality of the on-chip network. Packet-based networks-on-chip (NoC) have emerged as the de facto interconnect of future chip multi-processors (CMP). On-chip traffic comprises a mixture of data and control messages from the cache coherence protocol. Given the latency-criticality of control messages, in this paper we aim to optimize their delivery times. Instead of treating the on-chip router as a monolithic component, we advocate the introduction of an ultra-low-latency ring-inspired (i.e., utilizing ring primitive building blocks) support micro-network that is optimized for control messages. This $$\upmu $$ μ NoC is fused with a throughput-driven conventional NoC router to form a hybrid architecture, called Centaur, which maintains separate data paths and control logic for the two fused networks. Full-system simulation results from a 64-core CMP indicate that the proposed fused Centaur router improves overall system performance by up to 26 %, as compared to a state-of-the-art router implementation. Furthermore, hardware synthesis results using commercial 65 nm libraries indicate that Centaur’s area and power overheads are 9 and 3 %, respectively, as compared to a baseline router design. More importantly, the new design does not affect the router’s critical path.en
dc.sourceDesign Automation for Embedded Systemsen
dc.source.urihttps://doi.org/10.1007/s10617-014-9131-z
dc.titleCentaur: a hybrid network-on-chip architecture utilizing micro-network fusionen
dc.typeinfo:eu-repo/semantics/article
dc.identifier.doi10.1007/s10617-014-9131-z
dc.description.volume18
dc.description.issue3
dc.description.startingpage121
dc.description.endingpage139
dc.author.facultyΠολυτεχνική Σχολή / Faculty of Engineering
dc.author.departmentΤμήμα Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών / Department of Electrical and Computer Engineering
dc.type.uhtypeArticleen
dc.source.abbreviationDes.Autom.Embedded Sys.en
dc.contributor.orcidNicopoulos, Chrysostomos A. [0000-0001-6389-6068]


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record