Verilog-based simulation of hardware support for Data-flow concurrency on Multicore systems
ΕκδότηςIEEE Computer Society
SourceProceedings - 2013 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013
2013 13th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013
Google Scholar check
MetadataΕμφάνιση πλήρους εγγραφής
Data-Driven Multithreading (DDM) is a threaded data-flow model that schedules threads for execution based on data availability. DDM is utilizing a Thread Scheduling Unit (TSU) for the management of the threads on sequential processors. In this work we present the hardware implementation of the TSU with synthesizable code using the Verilog HDL and its evaluation using the ISim simulator. The evaluation results show that the TSU is able to run at a maximum frequency of 180 MHz and consumes only 5% of the Xilinx Virtex-6 FPGA resources. The initial results obtained in this work will enable us to design an FPGA based DDM multicore chip consisting of several Microblaze cores driven by the TSU. Thus, we will be able to evaluate the performance of the novel threaded data-flow model and have direct comparison with the sequential model on the same hardware. © 2013 IEEE.
Showing items related by title, author, creator and subject.
Pratas, F.; Tomas, P.; Trancoso, Pedro; Sousa, L. (2012)Reconfigurable hardware can be used as an energy and performance efficient co-processing solution to accelerate certain types of applications. To facilitate the design of hardware accelerators we have proposed a methodology ...
Stavrakis, E.; Polychronis, M.; Pelekanos, Nectarios; Artusi, A.; Hadjichristodoulou, P.; Chrysanthou, Yiorgos L. (SPIE, 2015)In the area of computer graphics the design of hardware and software has primarily been driven by the need to achieve maximum performance. Energy efficiency was usually neglected, assuming that a stable always-on power ...
Prodromou, Andreas; Panteli, Andreas; Nicopoulos, Chrysostomos A.; Sazeides, Yiannakis (2012)The widespread proliferation of the Chip Multi-Processor (CMP) paradigm has cemented the criticality of the on-chip interconnection fabric. The Network-on-Chip (NoC) is becoming increasingly susceptible to emerging reliability ...