Show simple item record

dc.contributor.authorMichael, Maria K.en
dc.contributor.authorTragoudas, S.en
dc.creatorMichael, Maria K.en
dc.creatorTragoudas, S.en
dc.date.accessioned2019-04-08T07:47:11Z
dc.date.available2019-04-08T07:47:11Z
dc.date.issued2005
dc.identifier.urihttp://gnosis.library.ucy.ac.cy/handle/7/44220
dc.sourceIEEE Transactions on Very Large Scale Integration (VLSI) Systemsen
dc.source.urihttps://www.scopus.com/inward/record.uri?eid=2-s2.0-27144527970&doi=10.1109%2fTVLSI.2005.853607&partnerID=40&md5=4566e32702cae8894da36f1709c68264
dc.titleFunction-based compact test pattern generation for path delay faultsen
dc.typeinfo:eu-repo/semantics/article
dc.identifier.doi10.1109/TVLSI.2005.853607
dc.description.volume13
dc.description.issue8
dc.description.startingpage996
dc.description.endingpage1001
dc.author.facultyΠολυτεχνική Σχολή / Faculty of Engineering
dc.author.departmentΤμήμα Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών / Department of Electrical and Computer Engineering
dc.type.uhtypeArticleen
dc.source.abbreviationIEEE Trans Very Large Scale Integr VLSI Systen
dc.contributor.orcidMichael, Maria K. [0000-0002-1943-6547]
dc.gnosis.orcid0000-0002-1943-6547


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record