Communication assist for data driven multithreading
Date
2003Source
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)Volume
2563Pages
351-367Google Scholar check
Keyword(s):
Metadata
Show full item recordAbstract
Latency tolerance is one of the main concerns in parallel processing. Data Driven Multithreading, a technique that uses extra hardware to schedule threads for execution based on data availability, allows for better performance, through latency tolerance. With Data Driven Multithreading a thread is scheduled for execution only if all of its inputs have been produced and placed in the processor's local memory. Communication and synchronization are decoupled from the computation portions of a program, i.e. they execute asynchronously. Thus, no synchronization or communication latencies will be experienced. The processor can, though be idle when there are no threads ready for execution, Thus, communication latencies are difficult to hide completely in applications with high communication-to-computation characteristics. This paper presents three mechanisms for the implementation of the communication assist of a Data Driven Multithreaded architecture. The first mechanism relies only on fine grain communication, where each packet can transfer a single value. With the second mechanism, the communication assist is modified to support block data communication through the same fine grain interconnection network of the first configuration. The third mechanism employs a broadcast network such as Ethernet to transfer blocks of data, while fine grain communication is handled the same way as with the other two mechanisms. © Springer-Verlag Berlin Heidelberg 2003.
Collections
Cite as
Related items
Showing items related by title, author, creator and subject.
-
Conference Object
Collision avoidance in wireless powered sensor networks with backscatter communications
Psomas, C.; Krikidis, Ioannis A. (2017)
-
Article
Information theoretic modeling and analysis for global interconnects with process variations
Denic, S. Z.; Vasic, B.; Charalambous, Charalambos D.; Chen, J.; Wang, J. M. (2011)As the CMOS semiconductor technology enters nanometer regime, interconnect processes must be compatible with device roadmaps and meet manufacturing targets at the specified wafer size. The resulting ubiquitous process ...
-
Conference Object
Optimal control of a two-wheeled mobile robot via finite capacity communication channel
Charalambous, Charalambos D.; Lambis, A.; Li, X. (2008)This paper presents specific hardware and components which can be used to implement optimal control strategies via wireless communication channels to achieve path tracking. The position of the robot at each time instant ...