dc.contributor.author | Michaud, P. | en |
dc.contributor.author | Sazeides, Yiannakis | en |
dc.contributor.author | Seznec, A. | en |
dc.creator | Michaud, P. | en |
dc.creator | Sazeides, Yiannakis | en |
dc.creator | Seznec, A. | en |
dc.date.accessioned | 2019-11-13T10:41:18Z | |
dc.date.available | 2019-11-13T10:41:18Z | |
dc.date.issued | 2010 | |
dc.identifier.isbn | 978-1-4503-0044-5 | |
dc.identifier.uri | http://gnosis.library.ucy.ac.cy/handle/7/54547 | |
dc.description.abstract | As the number of transistors on a chip doubles with every technology generation, the number of on-chip cores also increases rapidly, making possible in a foreseeable future to design processors featuring hundreds of general-purpose cores. However, though a large number of cores speeds up parallel code sections, Amdahl's law requires speeding up sequential sections too. We argue that it will become possible to dedicate a substantial fraction of the chip area and power budget to achieve high sequential performance. Current general-purpose processors contain a handful of cores designed to be continuously active and run in parallel. This leads to power and thermal constraints that limit the core's performance. We propose removing these constraints with a sequential accelerator (SACC). A SACC consists of several cores designed for ultimate sequential performance. These cores cannot run continuously. A single core is active at any time, the rest of the cores are inactive and power-gated. We migrate the execution periodically to another core to spread heat generation uniformly over the whole SACC area, thus addressing the temperature issue. The SACC will be viable only if it yields significant sequential performance. Migration-induced cache misses may limit performance gains. We propose some solutions to mitigate this problem. We also investigate a migration method using thermal sensors, such that the migration interval depends on the ambient temperature and the migration penalty is negligible under normal thermal conditions. © 2010 ACM. | en |
dc.source | CF 2010 - Proceedings of the 2010 Computing Frontiers Conference | en |
dc.source | 7th ACM International Conference on Computing Frontiers, CF'10 | en |
dc.source.uri | https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954467653&doi=10.1145%2f1787275.1787330&partnerID=40&md5=b2339c639560c9287b32589a20d8dddd | |
dc.subject | Cache Miss | en |
dc.subject | temperature | en |
dc.subject | power | en |
dc.subject | On chips | en |
dc.subject | Many-core | en |
dc.subject | Multi core | en |
dc.subject | activity migration | en |
dc.subject | Ambient temperatures | en |
dc.subject | cache misses | en |
dc.subject | Chip areas | en |
dc.subject | General purpose computers | en |
dc.subject | General purpose processors | en |
dc.subject | Highway accidents | en |
dc.subject | manycore | en |
dc.subject | multicore | en |
dc.subject | Parallel code | en |
dc.subject | Performance Gain | en |
dc.subject | Power budgets | en |
dc.subject | sequential performance | en |
dc.subject | Thermal condition | en |
dc.subject | Thermal constraints | en |
dc.subject | Thermal sensors | en |
dc.title | Proposition for a sequential accelerator in future general-purpose manycore processors and the problem of migration-induced cache misses | en |
dc.type | info:eu-repo/semantics/conferenceObject | |
dc.identifier.doi | 10.1145/1787275.1787330 | |
dc.description.startingpage | 237 | |
dc.description.endingpage | 246 | |
dc.author.faculty | 002 Σχολή Θετικών και Εφαρμοσμένων Επιστημών / Faculty of Pure and Applied Sciences | |
dc.author.department | Τμήμα Πληροφορικής / Department of Computer Science | |
dc.type.uhtype | Conference Object | en |
dc.description.notes | <p>Sponsors: ACM SIGMicro | en |
dc.description.notes | Conference code: 80973 | en |
dc.description.notes | Cited By :2</p> | en |