DDM-CMP: Data-driven multithreading on a chip multiprocessor
Date
2005Source
Lecture Notes in Computer Science5th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2005
Volume
3553Pages
364-373Google Scholar check
Keyword(s):
Metadata
Show full item recordAbstract
High-end microprocessors achieve their performance as a result of adding more features and therefore increasing their complexity. In this paper we present DDM-CMP, a Chip-Multiprocessor using the Data-Driven Multithreading execution model. As a proof-of-concept we present a DDM-CMP configuration with the same hardware budget as a high-end processor. In that budget we implement four simpler CPUs, the TSUs, and the interconnection network. An estimation of DDM-CMP performance for the execution of SPLASH-2 kernels shows that, for the same clock frequency, DDM-CMP achieves a speedup of 2.6 to 7.6 compared to the high-end processor. A lower frequency configuration, which is more power-efficient, still achieves high speedup (1.1 to 3.3). These encouraging results lead us to believe that the proposed architecture has a significant benefit over traditional designs. © Springer-Verlag Berlin Heidelberg 2005.