Building and validating a reduced TPC-H benchmark
Date
2006ISBN
0-7695-2573-3978-0-7695-2573-0
Source
Proceedings - IEEE Computer Society's Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, MASCOTS14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, MASCOTS 2006
Pages
383-392Google Scholar check
Keyword(s):
Metadata
Show full item recordAbstract
The properties of computer system such as performance, energy, reliability, etc. are commonly evaluated by running benchmarks. However, the benchmarking process is complicated to set-up and use and running the benchmarks takes a substantial amount of time. Furthermore, when designing a computer, architects resort to simulation of the system, increasing the benchmarking time by several orders of magnitude. This problem can be alleviated by reducing the execution time of the benchmark suite. In this paper, we investigate a method to reduce the number of queries in TPC-H, a decision support system benchmark. Our evaluation shows that out of the 22 original queries, a subset of only 6 achieves a high representativeness at only 40% of the original execution time. The results also show that subsets built for a particular database size may be used for evaluating computer systems with other database sizes. Finally, we validate our approach against the full benchmark execution for a set of architecture case studies. The validation results show that the proposed subsets lead to similar conclusions than the ones drawn using the full benchmark. © 2006 IEEE.
Collections
Cite as
Related items
Showing items related by title, author, creator and subject.
-
Article
Reducing TPC-H benchmarking time
Trancoso, Pedro; Adamou, Christodoulos; Vandierendonck, Hans (2005)Benchmarking a system can be a time consuming operation. Therefore, many researchers have developed kernels and microbenchmarks. Nevertheless, these programs are not able to capture the details of a full application. One ...
-
Conference Object
Heterogeneous- and NUMA-aware scheduling for many-core architectures
Petrides, P.; Trancoso, Pedro (Association for Computing Machinery, Inc, 2017)As the number of cores increases in a single chip processor, several challenges arise: wire delays, contention for out-ofchip accesses, and core heterogeneity. In order to address these issues and the applications demands, ...
-
Conference Object
Information quality evaluation for grid information services
Xing, Wei; Corcho, O.; Goble, C.; Dikaiakos, Marios D. (Springer Science and Business Media, LLC, 2007)The quality of the information provided by information services deployed in the EGEE production testbed differs from one system to another. Under the same conditions, the answers provided for the same query by different ...