Total Visits

Views
A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension98

Total Visits Per Month

February 2024March 2024April 2024May 2024June 2024July 2024August 2024
A low-cost synthesizable RISC-V dual-issue processor core leveraging the compressed Instruction Set Extension0136216

Top country views

Views
United States56
Poland8
China7
India3
Japan3
Australia2
Hong Kong2
Ireland2
Iran2
Cyprus1

Top cities views

Views
Louisville21
Boardman9
San Ramon8
Warsaw6
Ann Arbor4
Beijing4
Central District2
Costa Mesa2
Des Moines2
Dublin2