Comparison of tree and straight-line clocking for long systolic arrays
Date
1991Publisher
Publ by IEEESource
Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal ProcessingProceedings of the 1991 International Conference on Acoustics, Speech, and Signal Processing - ICASSP 91
Volume
2Pages
1177-1180Google Scholar check
Keyword(s):
Metadata
Show full item recordAbstract
Achieving efficient and reliable synchronization is a critical problem in building long systolic arrays. This problem is addressed in the context of synchronous systems by introducing probabilistic models for two alternative clock distribution schemes: tree and straight-line clocking. Analytic bounds are presented for the probability of failure, and an examination is made of the tradeoffs between reliability and throughput in both schemes. The basic conclusion is that as the one-dimensional systolic array gets very long, tree clocking becomes preferable to straight-line clocking.